

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

12/2/03

Figure 1 Typical overlay patterns or completed alignment attributes




Figure 2 Typical optical verniers




Figure 3 Reticle




Figure 4 Overlapped male and female target pairs




Figure 5 Features of figure 5 in developed positive photoresist




Figure 6 Detail of reticle for figure 3




Figure 6 An embodiment process flow for creating reference wafer




Figure 7 An embodiment process flow for creating reference wafer.




Figure 8 Example application of reference wafer




Figure 9 Common causes of overlay or placement error (Inter-field and Intra-field)




Figure 10 Photolithographic stepper or scanner system




Figure 11A Inter-field and intra-field overlay error




Figure 11B Interfield Yaw error

zero yaw = solid line fields
non-zero yaw = dashed fields




Figure 12 Detail of interlocking fields in X and Y directions on the reference wafer, 3 fields shown.

Solid lines = field (i, j)

Dashed lines = field (i, j+1)

Dotted lines = field (i+1, j)

Filled squares = field (i+1, j+1)

S_x = X field pitch = $N_x \cdot P/M$

S_y = Y field pitch = $N_y \cdot P/M$




Figure 13A Reference reticle of the present invention. This reticle contains a complete $N_x \times N_y$ interlocking array and no wafer alignment marks.




Figure 13B Reference reticle containing wafer alignment marks, portion of interlocking array and complete interlocking rows and columns. One reticle of a set.




Figure 13C Exemplary inner and outer box sizes. Design of figure 13A and 13B, μm = microns.




Figure 14 Side view of reference reticle




Figure 15 Further explanation of the components of the interlocking array of the reference reticle of figure 13A




Figure 16C Cross sectional view of interlocking measurement site of figure 16A




Figure 18 Overlay error
vector plot




Figure 19 Translation overlay
vector plot




Figure 20 Rotation
overlay vector plot






Figure 21 Overlay measurement notation



The vector represents the alignment offset distance
between the box-in-box structure



Perfectly centered box in box structure




Figure 23 Wafer alignment mark reticle




Figure 24 Inner box reticle




Figure 25

layout




Figure 26 Cross section of inner box

Figure 27 Outer box reticle schematic




Figure 28 Outer box reticle detail

Figure 29 Golden wafer ready for overlay measurement





Figure 30 Box-in-Box cross-section AA



Etched inner box from
reference stepper or scanner

Figure 31 Inter-field and Intra-field indices




Figure 32 Partially exposed field and
interlocking box-in-box structures along
Field (i,j+1)'s' left edge




Figure 33 Operational portions of completed reference wafer




Figure 34 Exemplary calibration file for reference wafer of figure 33 (units = mm).

Feature	XG	YG	dx	dy
M1	-95.000000	0.000000	0.000050	-0.000037
M2	0.000000	-95.000000	-0.000038	0.000098
M3	95.000000	0.000000	0.000199	-0.000099
M4	0.000000	95.000000	0.000174	0.000014
RM	10.000000	10.000000	0.000598	0.000120
RM	10.000000	20.000000	0.000195	-0.000229
RM	-60.000000	-80.000000	0.000339	0.000449

52 entries for wafer of figure 33




Figure 36 Tiled or interlocking schematic for reference wafer containing only wafer alignment marks and interlocking rows and columns.

